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I. INTRODUCTION
Detection and localization of analog electrical circuits
faults is still an important part of modern modeling
and designing process. Procedures based on monitoring
the supply current (IDD tests), when the supply voltage
changes, are often used for analog circuits fault detection
and localization [1]. The aim of this paper is to present
the method for testing nonlinear analog circuits by supply
current variation and supply voltage monitoring (proposed
name – VDD test).
II. TEST DESCRIPTION
To measure the transient supply voltage we need to set
the tested circuit into an unsteady state. For this purpose
at a zero, the supply current value fell from a Imax to a
Imin during the time T like linear function. Imax and Imin-
values should be determined experimentally, so as not to
damage the system under study. The voltage changes are
illustrated in the Fig. 1. In order to exposure changes of
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Fig. 1. Time-varying supply current
features of the device resulting from damages, test signals
will be divided into elements by means of bank of filters
formed with the use of discrete wavelet transform [1], [2].
III. EXAMPLE
The circuit, shown in the figure 2, was chosen as an
example. The figure shows the power supply of the circuit
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Fig. 2. The test circuit
in the VDD test.
In the damaged circuit, short circuit of transistor M4
was assumed. The Fig. 3 shows the change of the test
signal from the damaged (solid line) and undamaged circuit
(dashed line) when the IDD test is used. As can be seen
the differences are too small to identify damage.
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Fig. 3. 4th level detail of the supply current (IDD test)
When we apply the test VDD the signals allow the
identification of the fault.
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Fig. 4. 4th level detail of the supply voltage (VDD test)
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